@@@@@@@@@@@@@@@@@
Is the davies below the tony davies who wrote 20,000 words of email to me? He never told me he published on glitch.
I stumbled on a paper of his which cited my IEEE paper which got through IEEE peer review 40 years before. He was on the board of directors of the IEEE which blocked all communications on glitch, except my camouflaged article slipped thru 40 years before the “Davies” article beliow. It gets ugly.
http://www.ivorcatt.co.uk/ieeetonycard.pdf
Communications
protocols and mechanisms for distributed digital systems
TLDR
An
introduction to a classification scheme of mechanisms for interprocess
communications via shared memory is described in this work, and the communication
between large numbers of high-performance processors on a single chip will
become a critical issue.
Abstract
Synchronous
clocking has continued to be the dominant digital design method despite the
problems of clock distribution in integrated circuit chips of increasing
complexity and speed. The continuing increases will soon force a change to
asynchronous design methods, and the communication between large numbers of
high-performance processors on a single chip will become a critical issue. An introduction
to a classification scheme of mechanisms for interprocess
communications via shared memory is described in Collapse